Storage elements for a configurable ic and method and apparatus for accessing data stored in the storage elements

ABSTRACT

Some embodiments provide a circuit for accessing stored data in a configurable IC that includes several configurable circuits. The IC also includes several storage circuits. Each storage circuit has (1) several storage elements for storing data for the configurable circuits, and (2) output circuitry for outputting data stored in the storage elements. The output circuitry includes a first set of interconnects for receiving at least a first repeating periodic signal and for periodically outputting data from at least two storage elements to the configurable circuits.

FIELD OF THE INVENTION

The present invention is directed towards storage elements for aconfigurable IC, and method and apparatus for accessing data stored inthe storage elements.

BACKGROUND OF THE INVENTION

The use of configurable integrated circuits (“IC's”) has dramaticallyincreased in recent years. One example of a configurable IC is a fieldprogrammable gate array (“FPGA”). An FPGA is a field programmable ICthat often has logic circuits, interconnect circuits, and input/output(i/o) circuits. The logic circuits (also called logic blocks) aretypically arranged as an internal array of circuits. These logiccircuits are typically connected together through numerous interconnectcircuits (also called interconnects). The logic and interconnectcircuits are often surrounded by the I/O circuits.

FIG. 1 illustrates an example of a configurable logic circuit 100. Thislogic circuit can be configured to perform a number of differentfunctions. As shown in FIG. 1, the logic circuit 100 receives a set ofinput data 105 and a set of configuration data 110. The configurationdata set is stored in a set of SRAM cells 115. From the set of functionsthat the logic circuit 100 can perform, the configuration data setspecifies a particular function that this circuit has to perform on theinput data set. Once the logic circuit performs its function on theinput data set, it provides the output of this function on a set ofoutput lines 120. The logic circuit 100 is said to be configurable, asthe configuration data set “configures” the logic circuit to perform aparticular function, and this configuration data set can be modified bywriting new data in the SRAM cells. Multiplexers and look-up tables aretwo examples of configurable logic circuits.

FIG. 2 illustrates an example of a configurable interconnect circuit200. This interconnect circuit 200 connects a set of input data 205 to aset of output data 210. This circuit receives configuration data bits215 that are stored in a set of SRAM cells 220. The configuration bitsspecify how the interconnect circuit should connect the input data setto the output data set. The interconnect circuit 200 is said to beconfigurable, as the configuration data set “configures” theinterconnect circuit to use a particular connection scheme that connectsthe input data set to the output data set in a desired manner. Moreover,this configuration data set can be modified by writing new data in theSRAM cells. Multiplexers are one example of interconnect circuits.

FIG. 3A illustrates a portion of a prior art configurable IC 300. Asshown in this figure, the IC 300 includes an array of configurable logiccircuits 305 and configurable interconnect circuits 310. The IC 300 hastwo types of interconnect circuits 310 a and 310 b. Interconnectcircuits 310 a connect interconnect circuits 310 b and logic circuits305, while interconnect circuits 310 b connect interconnect circuits 310a to other interconnect circuits 310 a.

In some cases, the IC 300 includes numerous logic circuits 305 andinterconnect circuits 310 (e.g., hundreds, thousands, hundreds ofthousands, etc. of such circuits). As shown in FIG. 3A, each logiccircuit 305 includes additional logic and interconnect circuits.Specifically, FIG. 3A illustrates a logic circuit 305 a that includestwo sections 315 a that together are called a slice. Each sectionincludes a look-up table (LUT) 320, a user register 325, a multiplexer330, and possibly other circuitry (e.g., carry logic) not illustrated inFIG. 3A.

The multiplexer 330 is responsible for selecting between the output ofthe LUT 320 or the user register 325. For instance, when the logiccircuit 305 a has to perform a computation through the LUT 320, themultiplexer 330 selects the output of the LUT 320. Alternatively, thismultiplexer selects the output of the user register 325 when the logiccircuit 305 a or a slice of this circuit needs to store data for afuture computation of the logic circuit 305 a or another logic circuit.

FIG. 3B illustrates an alternative way of constructing half a slice in alogic circuit 305 a of FIG. 3A. Like the half-slice 315 a in FIG. 3A,the half-slice 315 b in FIG. 3B includes a look-up table (LUT) 320, auser register 325, a multiplexer 330, and possibly other circuitry(e.g., carry logic) not illustrated in FIG. 3B. However, in thehalf-slice 315 b, the user register 325 can also be configured as alatch. In addition, the half-slice 315 b also includes a multiplexer350. In half-slice 315 b, the multiplexer 350 receives the output of theLUT 320 instead of the register/latch 325, which receives this output inhalf-slice 315 a. The multiplexer 350 also receives a signal fromoutside of the half-slice 315 b. Based on its select signal, themultiplexer 350 then supplies one of the two signals that it receives tothe register/latch 325. In this manner, the register/latch 325 can beused to store (1) the output signal of the LUT 320 or (2) a signal fromoutside the half-slice 315 b.

The use of user registers to store such data is at times undesirable, asit typically requires data to be passed at a clock's rising edge or aclock's fall edge. In other words, registers often do not provideflexible control over the data passing between the various circuits ofthe configurable IC. In addition, the placement of a register or a latchin the logic circuit increases the signal delay through the logiccircuit, as it requires the use of at least one multiplexer 330 toselect between the output of a register/latch 325 and the output of aLUT 320.

Accordingly, there is a need for a configurable IC that has a moreflexible approach for storing data and passing the data. More generally,there is a need for better data accessing, data operations, and clockdistribution in a configurable or reconfigurable IC.

SUMMARY OF THE INVENTION

Some embodiments provide a circuit for accessing stored data in aconfigurable IC that includes several configurable circuits. The IC alsoincludes several storage circuits. Each storage circuit has (1) severalstorage elements for storing data for the configurable circuits, and (2)output circuitry for outputting data stored in the storage elements. Theoutput circuitry includes a first set of interconnects for receiving atleast a first repeating periodic signal and for periodically outputtingdata from at least two storage elements to the configurable circuits.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features of the invention are set forth in the appendedclaims. However, for purpose of explanation, several embodiments of theinvention are set forth in the following figures.

FIG. 1 illustrates an example of a configurable logic circuit.

FIG. 2 illustrates an example of a configurable interconnect circuit.

FIG. 3A illustrates a portion of a prior art configurable IC.

FIG. 3B illustrates an alternative way of constructing half a slice in alogic circuit of FIG. 3A.

FIG. 4 illustrates an example of a D-latch.

FIG. 5 illustrates an example of a register, which is a D flip flop.

FIG. 6 illustrates a prior art implementation of a register with a pairof latches.

FIG. 7 illustrates an example of a configurable logic circuit that canperform a set of functions.

FIG. 8 illustrates an example of a configurable interconnect circuit.

FIG. 9 illustrates an example of a reconfigurable logic circuit.

FIG. 10 illustrates an example of a reconfigurable interconnect circuit.

FIG. 11 illustrates an example of a primary clock signal and a sub-cycleclock signal.

FIG. 12 illustrates an example of a configurable node array thatincludes configurable nodes that are arranged in rows and columns.

FIG. 13 illustrates an example of a connection between two nodes.

FIG. 14 illustrates an example of a connection between two circuits in aconfigurable circuit arrangement.

FIG. 15 illustrates a configurable node array formed by numerousconfigurable interconnect circuits arranged in numerous rows andcolumns.

FIG. 16 illustrates an interconnect circuit configured as a latch.

FIG. 17 illustrates an interconnect circuit configured as a latch thatincludes a multiplexer.

FIG. 18 illustrates an interconnect circuit that is formed by aseven-to-one multiplexer, a latch and a logic gate.

FIG. 19 illustrates an interconnect circuit that includes themultiplexer and latch of FIG. 18, as well as two reconfigurationmultiplexers.

FIG. 20 illustrates a configurable node arrangement that hasinterconnect/storage circuits appearing throughout the arrangementaccording to a particular pattern.

FIG. 21 illustrates another configuration circuit arrangement.

FIG. 22 illustrates another alternative implementation of aninterconnect/storage circuit.

FIG. 23 illustrates a traditional complementary pass logic (CPL)implementation of an eight-to-one multiplexer.

FIG. 24 illustrates an alternative implementation of an output stage ofa multiplexer/latch.

FIG. 25 illustrates yet another implementation of the output stage ofthe multiplexer/latch.

FIG. 26 illustrates a CPL implementation of a two tier multiplexerstructure that generates a second signal and its complement

FIG. 27 illustrates an example of the signals CLK, ST0, and ST1.

FIG. 28 illustrates a circuit that generates the ENABLE and ENABLEsignals that are used to drive the cross-coupling transistors of themultiplexer of FIG. 22.

FIG. 29 illustrates a CPL implementation of how some embodimentsgenerate the signals that drive the third-set pass transistors in FIG.22.

FIG. 30 illustrates a circuit representation of a storage/interconnectcircuit.

FIGS. 31-36 illustrate a configurable circuit architecture that isformed by numerous configurable tiles that are arranged in an array withmultiple rows and columns.

FIG. 37 provides one possible physical architecture of the configurableIC illustrated in FIG. 31.

FIG. 38 illustrates an example of how the differential pairs of clocksignals CLK and CLK are distributed by some embodiments

FIG. 39 illustrates a reconfigurable IC that includes three global clockgenerators, two for generating the clock signals associate with the twobus interfaces and one for receiving the design clock signal.

FIG. 40 illustrates a CPL-implementation of a local sub-cycle signalgenerator of some embodiments.

FIG. 41 illustrates the timing between the CLK signals and the two setsof four one-hot signals.

FIG. 42 illustrates an example of a CPL-implementation of eight storageelements and two modified multiplexers, which are driven by two sets offour “one-hot” signals.

FIG. 43 illustrates an example of a CPL-implementation of a localsub-cycle signal generator that is used by some embodiments to generatethe two sets of four one-hot signals.

FIG. 44 illustrates the timing between the CLK signals and the two setsof three one-hot signals.

FIG. 45 illustrates an example of a CPL-implementation of six storageelements and two modified multiplexers and, which are driven by two setsof three “one-hot” signals.

FIG. 46 illustrates an example of a CPL-implementation of a localsub-cycle signal generator that is used by some embodiments to generatethe two sets of three one-hot signals.

FIG. 47 illustrates an example of one such variable local sub-cyclesignal generator of some embodiments of the invention.

FIG. 48 illustrates the configurable IC of some embodiments that takesadvantage of the variable local sub-cycle signal generator.

FIG. 49 illustrates an alternative two-tiered interconnect structure ofthe invention.

FIG. 50 illustrates a portion of a configurable IC of some embodimentsof the invention.

FIG. 51 illustrates a more detailed example of data between aconfigurable node and a configurable circuit arrangement that includesconfiguration data that configure the nodes to perform particularoperations.

FIG. 52 illustrates a system on chip (“SoC”) implementation of aconfigurable IC.

FIG. 53 illustrates an embodiment that employs a system in package(“SiP”) implementation for a configurable IC.

FIG. 54 conceptually illustrates a more detailed example of a computingsystem that has an IC, which includes one of the invention'sconfigurable circuit arrangements.

DETAILED DESCRIPTION OF THE INVENTION

In the following description, numerous details are set forth for purposeof explanation. However, one of ordinary skill in the art will realizethat the invention may be practiced without the use of these specificdetails. For instance, not all embodiments of the invention need to bepracticed with the specific number of bits and/or specific devices(e.g., multiplexers) referred to below. In other instances, well-knownstructures and devices are shown in block diagram form in order not toobscure the description of the invention with unnecessary detail.

Some embodiments of the invention are configurable IC's that have (1)logic circuits, (2) interconnect circuits, and (3) storage elements forstoring data computed by the logic circuits and routed between the logiccircuits by the interconnect circuits. Some or all of the storageelements are located at the interconnect circuits in some embodiments.The interconnect circuits are the storage elements in some embodiments,while they contain the storage elements in other embodiments.

The storage elements in some embodiments are asynchronous storageelements that are responsive to asynchronous control signals. The use ofasynchronous circuits allows these embodiments to store and retrievedata flexibly from the storage elements without restrictions that aredue to synchronizing clock signals. The storage elements in someembodiments are level-sensitive storage elements, instead ofedge-sensitive (i.e., transition sensitive) storage elements. In someembodiments, some or all the asynchronous. Level-sensitive stateelements are latches. Some embodiments build these latches in the outputstage of some or all of the interconnect circuits. Latches have lessoverhead for setup and hold than transition-sensitive state elements,like user registers. Before describing several such embodiments, severalterms and concepts are described in Section I.

I. Terms and Concepts

A. Latches and Registers

A latch is one type of a storage element. FIG. 4 illustrates an exampleof a D-latch 400. As shown in this figure, the latch 400 has an inputterminal 405, an output terminal 410, and an enable terminal 415. Basedon the signal on the enable terminal 415, the latch either holds itsoutput constant (i.e., is closed) or passes its input to its output(i.e., is open). For instance, the latch 400 (1) might pass the signalon its input terminal 405 to its output terminal 410 when the enablesignal is not active (e.g., when the signal on the enable terminal 415is low), and (2) might store a value and hold its output constant atthis value when the enable signal is active (e.g., when the signal ishigh). Such a latch typically stores the value that it was receivingwhen the enable signal transitions from its inactive state (e.g., low)to its active state (e.g., high).

A register is a storage element that operates based on a clock. FIG. 5illustrates an example of a register 500, which is a D flip flop. Asshown in this figure, the register 500 includes an input terminal 505,an output terminal 510, and a clock terminal 515. Based on the signal onthe clock terminal 515, the register either holds its output constant orpasses its input to its output. For instance, when the clock makes atransition (e.g., goes from low to high), the register 500 samples itsinput. Next, when the clock is constant or makes the other transition,the register 500 provides at its output 510 the value that it mostrecently sampled at its input. In a register, the input data typicallymust be present a particular time interval before and after the activeclock transition.

FIG. 6 illustrates a prior art implementation of a register 600 with apair of latches 605 and 610. In this arrangement, the first latch 605 isreferred to as the master latch, while the second latch 610 is referredto as the slave latch. The master and slave receive a clock signal 620as their enable signals, but they receive the clock signal at oppositepolarities because of the inverter 640.

Assuming that the latches 605 and 610 are enable-high latches, theregister 600 operates as follows. Initially, when the clock signal 620is low, the master latch 605 is open, while the slave latch 610 isclosed. When the clock signal 620 then goes high, the slave latch 610opens and the master latch 605 closes. This, in turn, causes the slavelatch 610 to output the signal that was appearing at the input line 630of the master latch right before the master latch closed. Next, when theclock signal 620 transitions low, the slave latch 610 closes before themaster latch 605 opens. This causes the slave latch 610 to hold thevalue that it was outputting before the clock transitioned low, duringthe period that the clock remains low. This value (that is being held bythe slave latch 610) is the value that the master latch 605 wasreceiving before the prior low-to-high transition of the clock signal620.

B. Configurable and Reconfigurable IC's

A configurable IC is an IC that has configurable circuits. In someembodiments, a configurable IC includes configurable computationalcircuit (e.g., configurable logic circuits) and configurable routingcircuits for routing the signals to and from the configurablecomputation units. In addition to configurable circuits, a configurableIC also typically includes non-configurable circuits (e.g.,non-configurable logic circuits, interconnect circuits, memories, etc.).

A configurable circuit is a circuit that can “configurably” perform aset of operations. Specifically, a configurable circuit receives“configuration data” that specifies the operation that the configurablecircuit has to perform in the set of operations that it can perform. Insome embodiments, configuration data is generated outside of theconfigurable IC. In these embodiments, a set of software tools typicallyconverts a high-level IC design (e.g., a circuit representation or ahardware description language design) into a set of configuration datathat can configure the configurable IC (or more accurately, theconfigurable IC's configurable circuits) to implement the IC design.

Examples of configurable circuits include configurable interconnectcircuits and configurable logic circuits. A logic circuit is a circuitthat can perform a function on a set of input data that it receives. Aconfigurable logic circuit is a logic circuit that can be configured toperform different functions on its input data set.

FIG. 7 illustrates an example of a configurable logic circuit 700 thatcan perform a set of functions. As shown in this figure, the logiccircuit 700 has a set of input terminals 705, a set of output terminals710, and a set of configuration terminals 715. The logic circuit 700receives a set of configuration data on its configuration terminals 715.Based on the configuration data, the logic circuit performs a particularfunction within its set of functions on the input data that it receiveson its input terminals 705. The logic circuit then outputs the result ofthis function as a set of output data on its output terminal set 710.The logic circuit 700 is said to be configurable as the configurationdata set “configures” the logic circuit to perform a particularfunction.

A configurable interconnect circuit is a circuit that can configurablyconnect an input set to an output set in a variety of manners. FIG. 8illustrates an example of a configurable interconnect circuit 800. Thisinterconnect circuit 800 connects a set of input terminals 805 to a setof output terminals 810, based on a set of configuration data 815 thatthe interconnect circuit receives. In other words, the configurationdata specify how the interconnect circuit should connect the inputterminal set 805 to the output terminal set 810. The interconnectcircuit 800 is said to be configurable as the configuration data set“configures” the interconnect circuit to use a particular connectionscheme that connects the input terminal set to the output terminal setin a desired manner.

An interconnect circuit can connect two terminals or pass a signal fromone terminal to another by establishing an electrical path between theterminals. Alternatively, an interconnect circuit can establish aconnection or pass a signal between two terminals by having the value ofa signal that appears at one terminal appear at the other terminal. Inconnecting two terminals or passing a signal between two terminals, aninterconnect circuit in some embodiments might invert the signal (i.e.,might have the signal appearing at one terminal inverted by the time itappears at the other terminal). In other words, the interconnect circuitof some embodiments implements a logic inversion operation inconjunction to its connection operation. Other embodiments, however, donot build such an inversion operation in some or all of theirinterconnect circuits.

Reconfigurable IC's are one type of configurable IC's. A reconfigurableIC is a configurable IC that can reconfigure during runtime. Areconfigurable IC typically includes reconfigurable logic circuitsand/or reconfigurable interconnect circuits. A reconfigurable logic orinterconnect circuit is a configurable logic or interconnect circuitthat can reconfigure more than once at runtime. A configurable logic orinterconnect circuit is said to reconfigure when it receives a differentset of configuration data.

FIG. 9 illustrates an example of a reconfigurable logic circuit 900.This logic circuit includes a core logic circuit 905 that can perform avariety of functions on a set of input data 910 that it receives. Thecore logic circuit 905 also receives a set of four configuration databits 915 through a switching circuit 920. The switching circuit receivesa larger set of sixteen configuration data bits 925 that are stored in aset of storage elements 930 (e.g., a set of memory cells, such as SRAMcells). This switching circuit is controlled by a two-bitreconfiguration signal φ through two select lines 940. Whenever thereconfiguration signal changes, the switching circuit supplies adifferent set of configuration data bits to the core logic circuit 905.The configuration data bits then determine the function that the logiccircuit 905 performs on its input data. The core logic circuit 905 thenoutputs the result of this function on the output terminal set 945.

Any number of known logic circuits (also called logic blocks) can beused in conjunction with the invention. Examples of such known logiccircuits include look-up tables (LUT's), universal logic modules(ULM's), sub-ULM's, multiplexers, and PAL's/PLA's. In addition, logiccircuits can be complex logic circuits formed by multiple logic andinterconnect circuits. Examples of simple and complex logic circuits canbe found Architecture and CAD for Deep-Submicron FPGAs, Betz, et al.,ISBN 0792384601, 1999, and Design of Interconnection Networks forProgrammable Logic, Lemieux, et al., ISBN 1-4020-7700-9, 2003. Otherexamples of reconfigurable logic circuits are provided in U.S. patentapplication Ser. No. 10/882,583, entitled “Configurable Circuits, IC's,and Systems,” filed on Jun. 30, 2004. This Application is incorporatedin the present application by reference.

FIG. 10 illustrates an example of a reconfigurable interconnect circuit1000. This interconnect circuit includes a core interconnect circuit1005 that connects an input data terminals 1010 to an output dataterminal set 1015 based on a configuration data set 1020 that itreceives from a switching circuit 1025. The switching circuit 1025receives a larger set of configuration data bits 1030 that are stored ina set of storage elements 1035 (e.g., a set of memory cells, such asSRAM cells). This switching circuit is controlled by a two-bitreconfiguration signal (p through two select lines 1040. Whenever thereconfiguration signal changes, the switching circuit supplies adifferent set of configuration data bits to the core interconnectcircuit 1005. The configuration data bits then determine the connectionscheme that the interconnect circuit 1005 uses to connect the input andoutput terminals 1010 and 1015.

Any number of known interconnect circuits (also called interconnects orprogrammable interconnects) can be used in conjunction with theinvention. Examples of such interconnect circuits include switch boxes,connection boxes, switching or routing matrices, full- or partial-crossbars, etc. Such interconnects can be implemented using a variety ofknown techniques and structures. Examples of interconnect circuits canbe found Architecture and CAD for Deep-Submicron FPGAs, Betz, et al.,ISBN 0792384601, 1999, and Design of Interconnection Networks forProgrammable Logic, Lemieux, et al., ISBN 1-4020-7700-9, 2003. Otherexamples of reconfigurable interconnect circuits are provided in theU.S. application Ser. No. 10/882,583.

As mentioned above, the logic and interconnect circuits 900 and 1000each receive a reconfiguration signal (p. In some embodiments, thissignal is a sub-cycle signal that allows the circuits 900 and 1000 toreconfigure on a sub-cycle basis, i.e., to reconfigure one or more timeswithin a cycle of a primary clock. The primary clock might be a designclock for which the user specifies a design. For instance, when thedesign is a Register Transfer Level (RTL) design, the design clock ratecan be the clock rate for which the user specifies his or her design ina hardware definition language (HDL), such as VHDL or Verilog.Alternatively, the primary clock might be an interface clock thatdefines the rate of input to and/or output from the IC (e.g., the ratethat the fastest interface circuit of the IC passes signals to and/orreceives signals from circuits outside of the IC).

In some embodiments, a primary clock's cycle is broken into severalsub-cycles. FIG. 11 illustrates an example of a primary clock signal1105 and a sub-cycle clock signal 1110. As shown in this figure, theprimary clock's cycle can be broken into four sub-cycles, which in thiscase have an equal duration. In some of these embodiments, eachsub-cycle that falls within a particular cycle of the primary clock isreferred to as a “phase.” In FIG. 11, the four phases are referred to asφ0, φ1, φ2, φ3, and these four phases can be presented by two bits(i.e., the phases can be represented as 00, 01, 10, and 11).

Even though FIG. 11 shows the phases as changing sequentially, thesephases change in a non-sequential manner in some embodiments. Also, insome embodiments, the order of the phases in each period of the receivedclock can differ, e.g., in one clock period the phase bits might appearas 00, 10, 11, 01, and in the next clock period the phase bits mightappear as 11, 10, 01, 00. Moreover, in some or all primary cycles, notall possible phase bit permutations might be used or one or more phasebit permutations might be used more than once. Furthermore, differentencoding schemes (e.g., a Gray code encoding scheme, a one-hot encodingscheme, etc.) might be used to generate the phase bits.

A primary cycle might be divided into more or fewer than foursub-cycles. Also, the rising and/or falling edges of a primary clockmight not coincide with the rising and/or falling edges of the sub-cyclesignal or signals. Moreover, the primary clock cycle might notcorrespond to an integer number of sub-cycles. For instance, in someembodiments, the sub-cycle signals have rates that share a commonnon-even multiple with the rate of the primary clock.

For some embodiments of the invention, the switching circuits 920 and1025 and the phase signal (p of FIGS. 9-11 presents one way of providingconfiguration data to configurable logic or interconnect circuits on asub-cycle basis. Other embodiments, however, use alternative switchingcircuitry and clock distribution schemes for providing configurationdata to configurable logic or interconnect circuits at certain desiredrates. Several such embodiments are described further below.

C. Circuit Arrays and Arrangements

A circuit array is an array with several circuit elements that arearranged in several rows and columns. One example of a circuit array isa configurable node array, which is an array where some or all thecircuit elements are configurable circuits (e.g., configurable logicand/or interconnect circuits). FIG. 12 illustrates an example of aconfigurable node array 1200 that includes 208 configurable nodes 1205that are arranged in 13 rows and 16 columns. Each configurable node in aconfigurable node array is a configurable circuit that includes one ormore configurable sub-circuits.

In some embodiments, some or all configurable nodes in the array havethe same or similar circuit structure. For instance, in someembodiments, some or all the nodes have the exact same circuit elements(e.g., have the same set of logic gates and circuit blocks and/or sameinterconnect circuits), where one or more of these identical elementsare configurable elements. One such example would be a set of nodespositioned in an array, where each node is formed by a particular set oflogic and interconnects circuits. Having nodes with the same circuitelements simplifies the process for designing and fabricating the IC, asit allows the same circuit designs and mask patterns to be repetitivelyused to design and fabricate the IC.

In some embodiments, the similar configurable nodes not only have thesame circuit elements but also have the same exact internal wiringbetween their circuit elements. For instance, in some embodiments, aparticular set of logic and interconnects circuits that are wired in aparticular manner forms each node in a set of nodes in the array. Havingsuch nodes further simplifies the design and fabrication processes as itfurther simplifies the design and mask making processes.

In some embodiments, each configurable node in a configurable node arrayis a simple or complex configurable logic circuit. In some embodiments,each configurable node in a configurable node array is a configurableinterconnect circuit. In such an array, a configurable node (i.e., aconfigurable interconnect circuit) can connect to one or more logiccircuits. In turn, such logic circuits in some embodiments might bearranged in terms of another configurable logic-circuit array that isinterspersed among the configurable interconnect-circuit array.

Also, some embodiments use a circuit array that includes numerousconfigurable and non-configurable circuits that are placed in multiplerows and columns. In addition, within the above described circuit arraysand/or configurable node arrays, some embodiments disperse othercircuits (e.g., memory blocks, processors, macro blocks, IP blocks,SERDES controllers, clock management units, etc.).

Some embodiments might organize the configurable circuits in anarrangement that does not have all the circuits organized in an arraywith several aligned rows and columns. Accordingly, instead of referringto configurable circuit arrays, the discussion below refers toconfigurable circuit arrangements. Some arrangements may haveconfigurable circuits arranged in one or more arrays, while otherarrangements may not have the configurable circuits arranged in anarray.

Several figures below illustrate several direct connections betweencircuits in a configurable circuit arrangement. A direct connectionbetween two circuits in a configurable circuit arrangement is anelectrical connection between the two circuits that is achieved by (1) aset of wire segments that traverse through a set of the wiring layers ofthe IC, and (2) a set of vias when two or more wiring layers areinvolved.

In some embodiments, a direct connection between two circuits in aconfigurable circuit arrangement might also include a set of buffercircuits. In other words, two circuits in a configurable circuitarrangement are connected in some embodiments by a set of wire segmentsthat possibly traverse through a set of buffer circuits and a set ofvias. Buffer circuits are not interconnect circuits or configurablelogic circuits. In some embodiments, buffer circuits are part of some orall connections. Buffer circuits might be used to achieve one or moreobjectives (e.g., maintain the signal strength, reduce noise, altersignal delay, etc.) along the wire segments that establish the directconnections. Inverting buffer circuits may also allow an IC design toreconfigure logic circuits less frequently and/or use fewer types oflogic circuits. In some embodiments, buffer circuits are formed by oneor more inverters (e.g., two or more inverters that are connected inseries).

FIGS. 13 and 14 illustrate examples of two connections, each between twocircuits in a configurable circuit arrangement. Each of theseconnections has one or more intervening buffer circuits. Specifically,FIG. 13 illustrates an example of a connection 1315 between two nodes1305 and 1310. As shown in this figure, this connection has anintervening buffer circuit 1320. In some embodiments, the buffer circuit1320 is an inverter. Accordingly, in these embodiments, the connection1315 inverts a signal supplied by one of the nodes 1305 to the othernode 1310.

FIG. 14 illustrates an example of a connection 1415 between two circuits1405 and 1410 in a configurable circuit arrangement. As shown in thisfigure, this connection 1415 has two intervening buffer circuits 1420and 1425. In some embodiments, the buffer circuits 1420 and 1425 areinverters. Hence, in these embodiments, the connection 1415 does notinvert a signal supplied by one of the circuits 1405 to the othercircuit 1410.

Alternatively, the intermediate buffer circuits between the logic and/orinterconnect circuits can be viewed as a part of the devices illustratedin these figures. For instance, the inverters that can be placed betweenthe circuits 1405 and 1410 can be viewed as being part of thesecircuits. Some embodiments use such inverters in order to allow an ICdesign to reconfigure logic circuits less frequently and/or use fewertypes of logic circuits

Several figures below “topologically” illustrate several directconnections between circuits in a configurable circuit arrangement. Atopological illustration is an illustration that is only meant to show adirect connection between two circuits without specifying a particulargeometric layout for the wire segments that establish the directconnection or a particular position of the two circuits.

II. Storage at the Interconnects

Some embodiments of the invention are configurable IC's that have (1)logic circuits, (2) interconnect circuits, and (3) storage elements forstoring data computed by the logic circuits and routed between the logiccircuits by the interconnect circuits. Some or all of the storageelements are located at the interconnect circuits in some embodiments.The interconnect circuits are the storage elements in some embodiments,while they contain the storage elements in other embodiments.

Having the storage elements at some or all of the interconnect circuitsis highly advantageous. For instance, such storage elements obviate theneed to route data computed by a first logic circuit to a second logiccircuit that stores the computed data before routing the data to a thirdlogic circuit that will use the data. Instead, such computed data can bestored at an interconnect circuit that is at an optimal location alongthe routing path between the first and third logic circuits. Suchflexibility in routing data is highly advantageous in reconfigurableIC's that often need to pass data between logic circuits that operate indifferent configuration sub-cycles.

Instead of using registers for all of the storage elements, someembodiments use latches for some or all the storage elements. In somesituations, latches have several advantages over registers. Forinstance, registers are edge triggered, i.e., their operation is drivenby the rising or falling edge of a clock. This limitation on theiroperation imposes an arbitrary temporal restriction on when data can bepassed between a register and another circuits. Latches, on the otherhand, do not suffer from such arbitrary constraints as they can operatesolely in response to an enable signal. Hence, they can typicallyoperate asynchronously in response to asynchronous enable signals. Thisability to operate asynchronously allows the operations of the latchesto adjust flexibly to receive and output data whenever such data isprovided or needed.

FIGS. 15-21 illustrate examples of circuit array architectures thatinclude several interconnect circuits with storage elements for storingcomputation data from logic circuits in route to other logic circuits.FIG. 15 illustrates a configurable node array 1500 formed by numerousconfigurable interconnect circuits 1505 arranged in numerous rows andcolumns. Dispersed within this array are numerous logic circuits 1510,which may or may not be configurable. Also, dispersed within this arrayis a non-logic, non-interconnect block 1515 (e.g., a memory array).

As shown in FIG. 15, certain configurable interconnect circuits 1505a-1505 f can serve as storage circuits. In other words, each of theseinterconnect circuits 1505 a-1505 f can be configured to operate eitheras an interconnect circuit that passes data between other circuits, oras a storage circuit that stores data, such as computation data from onelogic circuit in route to another logic circuit.

Different embodiments implement interconnect/storage circuitsdifferently. For instance, as shown in FIG. 16, the interconnect circuit1600 (which in this case is an eight-to-one multiplexer) itself can beconfigured as a latch by feeding back its output 1610 to one of itsinputs 1615. Specifically, the select bits 1605 that are supplied tothis multiplexer 1600 cause this multiplexer to select one of its inputsfor output 1610. When these bits select the multiplexer input that istied to this multiplexer's output, the multiplexer 1600 acts as a latchthat holds its output. When the select bits are configuration bitsstored in a storage structure, the multiplexer 1600 is a configurablemultiplexer that can be configured to act as an interconnect circuit ora storage circuit by changing the value of the configuration bits.

The multiplexer 1600 can also be employed as a reconfigurable circuitthat can be reconfigured multiple times during run time, as illustratedin FIG. 17. Specifically, FIG. 17 illustrates an interconnect circuit1700 that includes the interconnect circuit 1600 and a multiplexer 1705.The multiplexer 1705 receives a two-bit reconfiguration signal 1715 thatdirects this multiplexer to select one of its four inputs for output.Each input of the multiplexer 1705 is three-bits wide and connects tothree storage elements 1710 that store three configuration bits. Theoutput of the multiplexer 1705 is also three-bits wide, and this outputdrives the three select lines of the multiplexer 1600. Accordingly, theselection of any input of the multiplexer 1705 causes this multiplexerto provide three configuration bits.

When these three configuration bits select the first input of themultiplexer 1600 for output, the multiplexer 1600 acts as a latch. Onthe other hand, the multiplexer 1600 serves as an interconnect circuitwhen the three configuration bits cause it to select any other inputthan its first input. By changing the reconfiguration signal, theoperation of the multiplexer 1600 can be changed from a latchingoperation to an interconnect operation.

A latch can also be placed at an input or an output of an interconnectcircuit. For example, FIG. 18 illustrates an interconnect circuit 1800that is formed by a seven-to-one multiplexer 1805, a latch 1810, and alogic gate 1815. The latch receives the output 1830 of the multiplexer1805 as its input. It also receives the output of the logic gate as itsenable signal. The logic gate 1815 produces its output (i.e., producesthe enable signal) based on the select bits 1820 that the multiplexer1805 receives. Hence, for a particular set of select bits 1820, thelogic circuit enables the latch so that the latch simply stores theoutput value of the multiplexer immediately before being enabled. On theother hand, for other sets of selects bits 1820, the logic circuitdisables the latch so that it can pass through the output of themultiplexer 1805.

The interconnect circuit 1800 has slightly longer signal delay that theinterconnect circuit 1600, because the circuit 1800 uses a separatelatch 1810. However, this slight signal delay is relatively negligible.Moreover, unlike the interconnect circuit 1600 which might have toaddress signal glitch issues, the interconnect circuit 1800 does nothave to address signal glitch issues, as the interconnect 1800 uses aseparate latch 1810 that is not in a feedback path between the inputterminals 1825 and the output terminal 1835 of the interconnect.

When the select bits 1820 are configuration bits stored in a storagestructure, the multiplexer 1800 is a configurable circuit that can beconfigured to act as an interconnect circuit or a storage circuit bychanging the value of the configuration bits. The latching structure ofthe interconnect circuit 1800 can also be employed in a reconfigurableinterconnect circuit that can be reconfigured multiple times during runtime, as illustrated in FIG. 19.

In particular, FIG. 19 illustrates an interconnect circuit 1900 thatincludes the multiplexer 1805 and latch 1810 of FIG. 18, as well as tworeconfiguration multiplexers 1705 and 1905. The two multiplexers 1705and 1905 receive a two-bit reconfiguration signal 1715. Thisreconfiguration signal directs the multiplexer 1705 to select one of itsfour inputs for output. Specifically, each input of the multiplexer 1705is three-bits wide and connects to three storage elements 1710 thatstore three configuration bits. The output 1820 of the multiplexer 1705is also three-bits wide, and this output drives the three select linesof the multiplexer 1805. Accordingly, the selection of any input of themultiplexer 1705 causes this multiplexer to provide three configurationbits to the multiplexer 1805, which, in turn, causes the multiplexer1805 to output one of its inputs.

The two-bit reconfiguration signal 1715 also drives the two select linesof the multiplexer 1905, and thereby causes this multiplexer to selectone of its four inputs for output. The output of the multiplexer 1905then drives the enable signal of the latch 1810. Accordingly, dependingon the value of the configuration bit (stored in cells 1910) that themultiplexer 1905 supplies to the latch 1810's enable signal, the latch1810 can either pass through the output of the interconnect circuit1805, or store this circuit's output right before its enable signal wentactive. Hence, by changing the reconfiguration signal, the operation ofthe interconnect circuit 1900 can be changed from an interconnectoperation that passes through one of the inputs to multiplexer 1805, toa latching operation that stores one of the inputs to the multiplexer1805.

Instead of the two-bit reconfiguration signal 1715 and the multiplexerlogic 1705 and 1905 of FIGS. 17 and 19, some embodiments use alternativeswitching circuitry and clock distribution schemes for providingconfiguration data to configurable logic or interconnect circuits atcertain desired rates. Several such embodiments are described furtherbelow.

In the configurable node array 1500 of FIG. 15, the interconnect/storagecircuits 1505 a-1505 f do not appear within the array according to anyparticular pattern. FIG. 20, on the other hand, illustrates aconfigurable node arrangement 2000 that has interconnect/storagecircuits appearing throughout the arrangement according to a particularpattern. In this arrangement, the interconnect circuits that can also beconfigured to serve as storage circuits are the interconnect circuitsthat appear horizontally adjacent to one or two logic circuits. FIG. 21illustrates another configuration node arrangement 2100 architecture. Inthis architecture, each interconnect circuit can be configured to be astorage circuit.

As mentioned above, the storage element in the interconnect/storagecircuit 1600 of FIG. 16 is established by feeding back the output ofthis circuit as one of its inputs. On the other hand, the storageelements in the interconnect/storage circuits 1800 and 1900 of FIGS. 18and 19 are latches 1810 separate from the interconnect circuit 1805.

FIG. 22 illustrates yet another alternative implementation of aninterconnect/storage circuit 2200. As shown in this figure, the circuit2200 includes (1) one set of input buffers 2205, (2) three sets 2210,2215, and 2220 of NMOS pass gate transistors, (3) two pull-up PMOStransistors 2225 and 2230, (4) two inverting output buffers 2235 and2240, and (5) two cross-coupling transistors 2245 and 2250.

The circuit 2200 is an eight-to-one multiplexer that can also serve as alatch. Specifically, with the exception of two differences, theimplementation of the eight-to-one multiplexer 2200 is similar to atraditional complementary pass logic (CPL) implementation of aneight-to-one multiplexer 2300, which is illustrated in FIG. 23. The twodifferences are (1) the inclusions of the two transistors 2245 and 2250that cross couple the two output buffers 2235 and 2230, and (2) theinclusion of the enable signal with a signal that drives the last set2220 of the pass transistors of the eight-to-one multiplexer. These twoinclusions allow the eight-to-one multiplexer 2200 to act as a storageelement whenever the enable signal is active (which, in this case, meanswhenever the enable signal is high).

In a CPL implementation of a circuit, a complementary pair of signalsrepresents each logic signal, where an empty circle at the input oroutput of a circuit denotes the complementary input or output of thecircuit in the figures. In other words, the circuit receives true andcomplement sets of input signals and provides true and complement setsof output signals. Accordingly, in the multiplexer 2200 of FIG. 22, onesubset of the input buffers 2205 receives eight input bits (0-7), whileanother subset of the input buffers 2205 receives the complement of theeight inputs bits (i.e., receives ENABLE). These input buffers serve tobuffer the first set 2210 of pass transistors.

The first set 2210 of pass transistors receive the third select bit S2or the complement of this bit, while the second set 2215 of passtransistors receive the second select bit S1 or the complement of thisbit. The third set 2220 of pass transistors receive the first select bitor its complement after this bit has been “AND'ed” by the complement ofthe enable signal. When the enable bit is not active (i.e., in thiscase, when the enable bit is low), the three select bits S2, S1, and S0cause the pass transistors to operate to pass one of the input bits andthe complement of this input bit to two intermediate output nodes 2255and 2260 of the circuit 2200. For instance, when the enable signal islow, and the select bits are 011, the pass transistors 2265 a, 2270 a,2275 a, and 2265 b, 2270 b, and 2275 b turn on to pass the 6 and 6 inputsignals to the intermediate output nodes 2255 and 2260.

The pull-up PMOS transistors 2225 and 2230 are used to pull-up quicklythe intermediate output nodes 2255 and 2260, and to regenerate thevoltage levels at the nodes that have been degenerated by the NMOSthreshold drops, when these nodes need to be at a high voltage. In otherwords, these pull-up transistors are used because the NMOS passtransistors are slower than PMOS transistors in pulling a node to a highvoltage. Thus, for instance, when the 6^(th) input signal is high, theenable signal is low, and the select bits are 011, the pass transistors2265-2275 start to pull node 2255 high and to push node 2260 low. Thelow voltage on node 2260, in turn, turns on the pull-up transistor 2225,which, in turn, accelerates the pull-up of node 2255.

The output buffer inverters 2235 and 2240 are used to isolate thecircuit 2200 from its load. These buffers are formed by more than oneinverters in some embodiments, but the feedback is taken from aninverting node. The outputs of these buffers are the final output 2280and 2285 of the multiplexer/latch circuit 2200. It should be noted that,in some embodiments, the output buffers 2235 and 2240 are followed bymultiple inverters.

The output of each buffer 2235 or 2240 is cross-coupled to the input ofthe other buffer through a cross-coupling NMOS transistor 2245 or 2250.These NMOS transistors are driven by the enable signal. Whenever theenable signal is low, the cross-coupling transistors are off, and hencethe output of each buffer 2235 or 2240 is not cross-coupled with theinput of the other buffer. Alternatively, when the enable signal ishigh, the cross-coupling transistors are ON, which cause them tocross-couple the output of each buffer 2235 or 2240 to the input of theother buffer. This cross-coupling causes the output buffers 2235 and2240 to hold the value at the output nodes 2280 and 2285 at their valuesright before the enable signal went active. Also, when the enable signalgoes active, the signal that drives the third set 2220 of passtransistors (i.e., the “AND'ing” of the complement of the enable signaland the first select bit S0) goes low, which, in turn, turns off thethird pass-transistor set 2220 and thereby turns off the multiplexingoperation of the multiplexer/latch circuit 2200.

Some embodiments do not use the cross-coupling transistors 2245 and 2250at the output stage of the multiplexer/latch 2200. For instance, FIG. 24illustrates an alternative implementation of this output stage. In thisimplementation, the transistors 2245 and 2250 have been replaced bydirect connections between intermediate output node 2255 and finaloutput node 2285 and the intermediate output node 2260 and the finaloutput node 2280. In this implementation, the output inverters 2235 and2240 need to be weaker inverters so that they can be overdriven by thepass transistors 2210, 2215, and 2220 and/or the pull-up PMOStransistors 2225 and 2230. These output buffers, however, are followedby other output buffering inverters in some embodiments.

FIG. 25 illustrates yet another implementation of the output stage ofthe multiplexer/latch 2200. The cross-coupling transistors 2245 and 2250have been eliminated in this implementation. In this implementation, thetwo output buffer inverters between the intermediate output nodes (2255and 2260) and the final output nodes (2280 and 2285) are traditionalCMOS inverters that are stacked on top of an NMOS transistor beingdriven by an enable signal.

Specifically, the output inverter 2535 is formed by PMOS transistor 2505and NMOS transistor 2510 that have their outputs and inputs tied (in thetraditional manner for forming a CMOS inverter), and by an NMOStransistor 2515 that is being driven by the enable signal. The outputinverter 2540 is formed by PMOS transistor 2520 and NMOS transistor 2525that have their outputs and inputs tied, and by an NMOS transistor 2530that is being driven by the enable signal.

In addition, the input of each output inverter is tied to the output ofthe other inverter (i.e., the gates of transistors 2505 and 2510 aretied to the connected drains of PMOS transistor 2520 and NMOS transistor2525, while the gates of transistors 2520 and 2525 are tied to theconnected drains of PMOS transistor 2505 and NMOS transistor 2510). Whenenabled, this cross coupling establishes the latch. Specifically, whenthe enable signal is not active (i.e., is low in this case), the outputinverters 2535 and 2540 are not operational. Alternatively, when theenable signal is high, the output inverters 2535 and 2540 operate toform a pair of cross-coupled inverters that hold and output thepotential at nodes 2255 and 2260.

In some embodiments, these output inverters 2535 and 2540 are followedby other buffer inverters 2555 and 2560. Some embodiments that use theoutput buffers 2535 and 2540 eliminate the pull-up PMOS transistors 2225and 2230 that are connected to nodes 2255 and 2260. Alternatively, someembodiments might add the stacked NMOS transistors 2510 and 2515 andNMOS transistors 2525 and 2530 to the pull-up PMOS transistors 2225 and2230, instead of adding the transistors 2515 and 2530 to inverters 2235and 2240.

The multiplexer/storage circuit 2200 of FIG. 22 needs to receive severalselect and enable signals in order to operate. FIGS. 26-28 illustratehow some embodiments generate such signals. For instance, FIG. 26illustrates a CPL implementation of a two tier multiplexer structurethat generates the second signal S1 and its complement. The S1 selectsignal and its complement drive the pass transistor set 2215 in FIG. 22.An identical circuit can be used to generate the third select signal S2and the complement of this signal.

As illustrated in FIG. 26, the select signal generation circuit 2600 canbe divided into four sections, which are (1) storage element section2605, (2) a first two-to-one multiplexer section 2610, (3) secondtwo-to-one multiplexer section 2615, and (4) pull-up PMOS transistorsections 2620. The storage element section 2605 includes four storageelements 2625 a-2625 d (e.g., four SRAM cells) that store fourconfiguration bits for four sub-cycles. In other words, each storageelement provides a configuration bit 2630 and the complement of this bit2635, where each such pair of bits provides the select bit signal S1 andits complement during a particular sub-cycle.

The second section includes two multiplexers 2640 and 2645 that aredriven by two sub-cycle signals ST0 and ST1 that are offset by 90°, andthe differential complement ST0 and ST1 of these signals. The thirdsection is one two-to-one multiplexer 2615 that is driven by a clocksignal CLK and its differential complement CLK, which operates at twicethe frequency of the signals ST0, ST0 , ST1, and ST1 . FIG. 27illustrates an example of the signals CLK, ST0, and ST1. Someembodiments use the multiplexer/storage circuit 2200 and theselect-signal generator 2600 in a configurable IC that implements adesign that has a primary clock rate of X MHZ (e.g., 200 MHZ) through afour sub-cycle implementation that effectively operates at 4×MHZ. Insome of these embodiments, the two sub-cycle signals ST0 and ST1 wouldoperate at X MHZ, while the clock signal CLK would operate at 2×MHZ.

The fourth section 2620 includes two pull-up PMOS transistors 2685 and2690, which are used to quickly pull-up the output of the multiplexer2615 that is high. The two complementary outputs of the multiplexer 2615provide the select signal S1 and its complement.

FIG. 26 illustrates one possible implementation 2650 of the multiplexer2645 and the connections of this multiplexer 2645 and the storageelements 2625 c and 2625 d. As shown in this figure, the multiplexer2645 can be implemented by four pass transistors, where two transistors2655 and 2660 receive the true configuration bits 2630 c and 2630 d fromthe third and fourth storage elements 2625 c and 2625 d, while the othertwo transistors 2665 and 2670 receive the complement configuration bits2635 c and 2635 d from the third and fourth storage elements. As furthershown, transistors 2655 and 2665 are driven by clock ST1, whiletransistors 2660 and 2670 are driven by the complement ST1 of clock ST1.A similar implementation can be used for multiplexer 2640. However, thepass transistors 2655-2670 of the multiplexer 2640 would be driven bythe signal ST0 and its complement ST0 .

FIG. 26 also illustrates one possible implementation of the two-to-onemultiplexer 2615. This implementation is similar to the implementation2650 of the multiplexer 2645. However, instead of the signal ST1, thepass transistors 2655-2670 of the multiplexer 2615 are driven by the CLKand CLK signals. Also, these transistors receive a different set ofinput signals. Specifically, the transistors 2655 and 2665 of themultiplexer 2615 receive the true and complement outputs of themultiplexer 2640, while the transistors 2660 and 2670 of the multiplexer2615 receive the true and complement outputs of the multiplexer 2645.

The transistors 2655 and 2665 of the multiplexer 2645 (1) output thetrue and complement configuration bits stored in the storage elements2625 c when the clock ST1 is high, and (2) output the true andcomplement configuration bits stored in the storage elements 2625 d whenthe signal ST1 is low. Similarly, the transistors 2655 and 2665 of themultiplexer 2640 (1) output the true and complement configuration bitsstored in the storage elements 2625 a when the clock ST0 is high, and(2) output the true and complement configuration bits stored in thestorage elements 2625 b when the signal ST0 is low. Finally, thetransistors 2655 and 2665 of the multiplexer 2615 (1) output the trueand complement output bits of the multiplexer 2640 when the clock CLK ishigh, and (2) output the true and complement output bits of themultiplexer 2645 when the clock signal CLK is low.

Given the above-described operations of multiplexers 2640, 2645, and2615, and given the 90° offset between signals ST0 and ST1 and thefaster frequency of the clock signal CLK, FIG. 27 illustrates the valueof the select signal S1 and its complement that the circuit 2600generates during each half-cycle of the clock signal CLK. This clockingscheme hides all the timing of the selection of the configuration bitsfrom the storage elements 2625 behind the two-to-one multiplexer 2615.For instance, while the multiplexer 2640 is switching between outputtingthe configuration bits stored in cell 2625 a and the bits stored in cell2625 b, the clocking scheme directs the multiplexer 2615 to output theconfiguration bits previously selected by the multiplexer 2645 (i.e.,the configuration bits stored in cell 2625 c). Similarly, while themultiplexer 2645 is switching between outputting the configuration bitsstored in cell 2625 c and the bits stored in cell 2625 d, the clockingscheme directs the multiplexer 2615 to output the configuration bitspreviously selected by the multiplexer 2640 (i.e., the configurationbits stored in cell 2625 b).

In some embodiments, the two signals ST0 and ST1 operate at X MHZ, whilethe clock signal CLK would operate at 2×MHZ, as mentioned above. Hence,when implementing a design that has a primary clock rate of X MHZthrough a four sub-cycle implementation that effectively operates at4×MHZ, this clocking scheme allows the configuration bits to be readfrom the storage elements at an effective rate of 4×MHZ without the needfor a 4×MHZ clock. Some embodiments globally distribute the differentialpair of CLK and CLK signals, while locally generating the differentialsignals STO, STO, ST1, and ST1 . Examples of such distribution andgeneration are further described in Section IV.

FIG. 28 illustrates a circuit 2800 that generates the ENABLE and ENABLEsignals that are used to drive the cross-coupling transistors 2245 and2250 of the multiplexer 2200 of FIG. 22. The circuit 2800 is identicalto the circuit 2600 of FIG. 26, with the exception that the storageelements 2625 in circuit 2800 do not store configuration bits fordefining a select signal. Instead, these storage elements storeconfiguration bits for defining the value of the ENABLE signal and itscomplement during different sub-cycles.

FIG. 29 illustrates a CPL implementation of how some embodimentsgenerate the signals that drive the third-set pass transistors 2220 inFIG. 22. As mentioned above, these signals are produced by “AND'ing” thefirst select bit S0 or its complement with the complement of the enablesignal. The circuit 2900 illustrated in FIG. 29 can be divided into sixsections, which are (1) storage element section 2905, (2) firsttwo-to-one multiplexer stage 2910, (3) a first pull-up transistor stage2915, (4) a second two-to-one multiplexer stage 2920, (5) a thirdtwo-to-one multiplexer section 2925, and (6) a second pull-up transistorstage 2930.

The storage element section 2905 is identical to the storage elementsection 2605 of the circuit 2600 of FIG. 26, with the exception that thestorage elements in FIG. 29 store configuration bits for the firstselect signal S0, instead of storing configuration bits for the secondselect signal S1. In other words, each storage element 2625 provides aconfiguration bit 2630 and the complement of this bit 2635, where eachsuch pair of bits provides the select bit signal S0 and its complementduring a particular sub-cycle.

The second section 2910 includes two multiplexers 2640 and 2645 that areidentical to the two multiplexers 2640 and 2645 of the circuit 2600 ofFIG. 26. As in circuit 2600, the multiplexers 2640 and 2645 are foroutputting the configuration bits from cells 2625 a, 2625 b, 2625 c, and2625 d. The third section 2915 includes four pull-up PMOS transistors,which are used to quickly pull-up the outputs of the multiplexers 2640and 2645 that are high. Some embodiments might not include these pull-upPMOS transistors.

The fourth section 2920 include two two-to-one multiplexers 2940 and2945 that “AND” the output of the multiplexers 2640 and 2645 with theenable-related signals EN0 and EN 1. The enable-related signals EN0 andEN1 are generated at the outputs of the multiplexers 2640 and 2645 ofthe circuit 2800, as shown in FIG. 28.

The fifth section 2925 is one two-to-one multiplexer 2615 that is drivenby a clock signal CLK, which operates at twice the frequency of thesignals ST0 and ST1. The signals ST0, ST1, and CLK are illustrated inFIG. 27, as described above. Also, as mentioned above, the use thetwo-to-one multiplexer 2615 and the clocking signals CLK, ST0, and ST1and their differential complements, hides all the timing of theselection of the configuration bits from the storage elements 2625behind the two-to-one multiplexer 2615.

The sixth section 2930 includes two pull-up transistors 2955 and 2960that are respectively connected in series with two other PMOStransistors 2965 and 2970, which are controlled by the ENABLE signalgenerated by the circuit 2800 of FIG. 28. When the ENABLE signal is low,the cross-coupling transistors 2245 and 2250 of the circuit 2200 areOFF, and hence the multiplexer/storage circuit 2200 is not latching itsoutput but instead is providing the output of the multiplexer 2200.During this period, the low ENABLE signal turns on the pull-uptransistors stacks formed by transistors 2955 and 2965 and transistors2960 and 2970, so that they can quickly pull up the high output of thetwo-to-one multiplexer 2615.

On the other hand, when the ENABLE signal is high, the cross-couplingtransistors 2245 and 2250 of the circuit 2200 are ON. This, in turn,causes the circuit 2200 to latch its output. During this period, thehigh ENABLE signal turns off the transistors 2965 and 2970, whichdisables the pull-up functionality of the pull-up transistors of thesixth section 2930.

FIG. 30 illustrates a block diagram representation of theinterconnect/storage circuit 2200 of FIG. 22. This block diagramrepresents this circuit in terms of an interconnect circuit 3010 and alatch 3005 that is built in the output stage of the interconnect circuit3010. FIG. 30 illustrates the latch to be driven by a latch enablesignal.

III. Alternative Architectures

FIGS. 15, 20, and 21 illustrated several configurable circuitarchitectures that included the invention's circuits (e.g., theinvention's interconnect/storage circuits). Other embodiments, however,use the invention's circuits in other architectures. One sucharchitecture is illustrated in FIGS. 31-36.

As shown in FIG. 31, this architecture is formed by numerousconfigurable tiles 3105 that are arranged in an array with multiple rowsand columns. In FIGS. 31-36, each configurable tile includes a sub-cyclereconfigurable three-input LUT 3110, three sub-cycle reconfigurableinput-select multiplexers 3115, 3120, and 3125, and two sub-cyclereconfigurable routing multiplexers 3130 and 3135. Other configurabletiles can include other types of circuits, such as memory arrays insteadof logic circuits.

In FIGS. 31-36, an input-select multiplexer is an interconnect circuitassociated with the LUT 3110 that is in the same tile as the inputselect multiplexer. One such input select multiplexer receives severalinput signals for its associated LUT and passes one of these inputsignals to its associated LUT.

In FIGS. 31-36, a routing multiplexer is an interconnect circuit that ata macro level connects other logic and/or interconnect circuits. Inother words, unlike an input select multiplexer in these figures thatonly provides its output to a single logic circuit (i.e., that only hasa fan out of 1), a routing multiplexer in some embodiments eitherprovides its output to several logic and/or interconnect circuits (i.e.,has a fan out greater than 1), or provides its output to otherinterconnect circuits.

FIGS. 32-36 illustrate the connection scheme used to connect themultiplexers of one tile with the LUT's and multiplexers of other tiles.This connection scheme is further described in U.S. Application entitled“Configurable IC with Routing Circuits with Offset Connections”, filedconcurrently with this application with attorney docket numberTBUL.P0036. This application is incorporated herein by reference.

In the architecture illustrated in FIGS. 31-36, each tile includes onethree-input LUT, three input-select multiplexers, and two routingmultiplexers. Other embodiments, however, might have a different numberof LUT's in each tile, different number of inputs for each LUT,different number of input-select multiplexers, and/or different numberof routing multiplexers. For instance, some embodiments might employ anarchitecture that has in each tile: one three-input LUT, threeinput-select multiplexers, and eight routing multiplexers. Several sucharchitectures are further described in the above-incorporated patentapplication.

In some embodiments, the examples illustrated in FIGS. 31-36 representthe actual physical architecture of a configurable IC. However, in otherembodiments, the examples illustrated in FIGS. 31-36 topologicallyillustrate the architecture of a configurable IC (i.e., they showconnections between circuits in the configurable IC, without specifying(1) a particular geometric layout for the wire segments that establishthe connection, or even (2) a particular position of the circuits). Insome embodiments, the position and orientation of the circuits in theactual physical architecture of a configurable IC is different from theposition and orientation of the circuits in the topological architectureof the configurable IC. Accordingly, in these embodiments, the IC'sphysical architecture appears quite different from its topologicalarchitecture. For example, FIG. 37 provides one possible physicalarchitecture of the configurable IC 3100 illustrated in FIG. 31. Thisand other architectures are further described in the above-incorporatedpatent application.

IV. Clock Distribution and Sub-Cycle Signal Generation Schemes

Several embodiments were described above by reference to examples ofsub-cycle reconfigurable circuits that operate based on four differentsets of configuration data. In some of these examples, a reconfigurablecircuit receives its four different configuration data sets sequentiallyin an order that loops from the last configuration data set to the firstconfiguration data set. Such a sequential reconfiguration scheme isreferred to as a 4 “loopered” scheme.

To facilitate this 4 loopered scheme, some embodiments use a tieredmultiplexer structure that uses the clocks signals CLK, ST0, and ST1, asdescribed above. Some of these embodiments globally distribute thedifferential pair of CLK and CLK signals, while locally generating thedifferential signals ST0, ST0 , ST1, and ST1 . FIG. 38 illustrates anexample of how the differential pairs of clock signals CLK and CLK aredistributed by some embodiments. As shown in this figure, someembodiments use a global clock generator 3805 to generate thedifferential clock signals CLK and CLK.

In the example illustrated in FIG. 38, the global clock generator 3805is outside of the configurable tile arrangement 3810 (e.g., thegenerator 3805 might be on a different circuit than the IC that includesthe configurable tile arrangement 3810, or it might be partially orcompletely on the IC that includes the arrangement 3810 but positionedoutside of the arrangement). However, in other embodiments, this globalclock generator can be placed within the configurable tile arrangement3810.

Through clock distribution tree structure, the differential clocksignals generated by the generator 3805 are routed to the configurablelogic and interconnect circuits in the tile arrangement. In someembodiments, this tree structure is a combination of a recursive H treestructure that at its lowest leaf level becomes fishbone treestructures. Other embodiments might use other well known clockdistribution architectures.

In some embodiments, the globally distributed differential clock signalsCLK and CLK are received by two local sub-cycle signal generators 3820and 3825 in each tile, as illustrated in the enlarged view 3815 of atile in FIG. 38. The local generator 3825 in each tile provides thedifferential clock pair ST0 and ST0 , and pair ST1 and ST1 , for thetiered multiplexer structures that retrieve and provide configurationdata sets to the routing multiplexers of the tile. The local generates3820 in each tile provides the differential signal pair ST0 and ST0 ,and pair ST1 and ST1 , for the tiered multiplexer structures thatretrieve and provide configuration data sets to the input selectmultiplexers and three-input LUT's of the tile.

Having different local sub-cycle signal generators for different tilesallows the embodiments illustrated in FIG. 38 to have different tilesoperate on different clock domains (i.e., on different global clocksignals that are based on different clock domains). Specifically, someembodiments include one global clock generator for each clock domainthat the reconfigurable IC can handle. For instance, an IC design mightrequire the IC to interface with two bus interfaces that operate at twodifferent rates and to implement a particular design that operates atyet another rate. In such a situation, the reconfigurable IC mightinclude three global clock generators, two for generating the clocksignals associate with the two bus interfaces and one for receiving thedesign clock signal, as illustrated in FIG. 39.

In some embodiments, the three global clock generators 3905, 3910, and3915 in FIG. 39 are on the configurable IC and generate their threeclocks based on three clocks signals that they received from outside ofthe IC. As shown in FIG. 39, the local sub-cycle signal generatorswithin a configurable tile are preceded by a set of multiplexers 3920that route one of the globally distributed clocks and its complement toeach local sub-cycle signal generator. The local sub-cycle signalgenerators in the tiles then generate their local clocks ST0 and ST1based on the received global clocks CLK. For instance, in the examplementioned above, the local sub-cycle signal generators of the set tilesthat implement one bus interface receive the global clock signal forthat bus interface and generate the local sub-cycle signals that areneeded to achieve the operational rate for implementing the particularbus interface.

Having two different local sub-cycle signal generators 3820 and 3825 foreach tile allows the embodiments illustrated in FIG. 38 to have therouting multiplexers of a tile operate on different clock domains thanthe input select multiplexers and the LUT of the tile. This isbeneficial for allowing the routing multiplexers of a tile to be used toroute signals that belong to different clock domains than the logiccircuits of the tile.

FIG. 40 illustrates a CPL-implementation of a local sub-cycle signalgenerator 4000 of some embodiments. This local sub-cycle signalgenerator is formed by two latches 4005 and 4010 that are connected in alooped master-slave arrangement. Given that the output of the secondlatch 4010 is fed back in a cross-coupled manner to the input of thefirst latch 4005, either of the latches can be viewed as the masterlatch, and the other latch can be viewed as the slave latch.

The latches 4005 and 4010 are either active high latches or active lowlatches. Also, as shown in FIG. 40, the enable inputs of the latches aredriven by the CLK signal and its complement. Given these enable signalsand the fact that the latches are either active high or active low, thelooped master-slave latch arrangement of the generator 4000 can be usedto generate two offset clocks signals ST0 and ST1 that operate at halfthe rate of the clock signal CLK. In other words, as shown in FIG. 40,the outputs of the latches 4005 and 4010 provide the signals ST0 and ST1and their complements, where the signals ST0 and ST1 are offset by 90°.

V. Eight and Six “Loopered” Architectures

Several embodiments were described above by reference to examples offour loopered, sub-cycle reconfigurable circuits. Other embodiments,however, might be implemented as six or eight loopered sub-cyclereconfigurable circuits. In a six or eight loopered reconfigurablecircuit, a reconfigurable circuit receives six or eight configurationdata sets in an order that loops from the last configuration data set tothe first configuration data set. Several examples of six and eightloopered circuits and clock distribution will now be described.

A. Eight “Loopered” Architecture

To implement an eight loopered reconfigurable IC, some embodiments usean architecture that is a slightly modified version of the architecturesdescribed above. Specifically, in the eight loopered architecture, theseembodiments (1) store eight configuration data sets for each sub-cycleconfigurable circuit, (2) use modified multi-tiered multiplexerstructures for supplying configuration data sets to the configurablecircuits, and (3) use a different clocking scheme to control themodified multi-tiered multiplexer structure.

As mentioned above, some embodiments implement a four loopered design byusing four storage elements 2605, two multiplexers 2640 and 2645, andtwo 90°-offset signals ST0 and ST1, to provide a configuration bit to aconfigurable circuit. To provide a configuration bit to a configurablecircuit in an eight loopered architecture, some embodiments use (1)eight storage elements instead of four, (2) two multiplexers differentthan the multiplexers 2640 and 2645, and (3) two sets of four “one-hot”signals, ST0[0], ST0[1], ST0[2], ST0[3], ST1[0], ST1[1], ST1[2], andST1[3], instead of two signals ST0 and ST1. Four one-hot signals arefour signals that at most have only one signal active (e.g., high) atany given time. FIG. 41 illustrates an example of two sets of one-hotsignals.

FIG. 42 illustrates an example of a CPL-implementation of eight storageelements 4205 and two modified multiplexers 4240 and 4245, which aredriven by two sets of four “one-hot” signals ST0[0], ST0[1], ST0[2],ST0[3], ST1[0], ST1[l], ST1[2], and ST1[3]. In an eight looperedarchitecture of some embodiments, these eight storage elements 4205 andtwo modified multiplexers 4240 and 4245 replace the four storageelements 2605 and two multiplexers 2640 and 2645, in each of thecircuits illustrated in FIGS. 26, 28, and 29.

As shown in FIG. 42, the modified multiplexers 4240 and 4245 are eachformed by four pairs of NMOS transistors. The drains of the eight pairsof transistors connect to the outputs of the storage cells. Inmultiplexer 4240, each pair of transistors is driven by one of the fourST0 signals. In multiplexer 4245, each pair of transistors is driven byone of the four ST1 signals. In each multiplexer 4240 or 4245, thesources of one transistor from each pair of transistors are tiedtogether, while the sources of the other transistors in each pair arealso tied together.

Given the timing diagram of the ST0 and ST1 signals that is illustratedin FIG. 41, the modified multiplexers 4240 and 4245 operate in a timeinterleaved manner that provides the configuration bits stored in thestorage cells. Specifically, given that the timing signals ST0 and ST1are offset by 90°, one multiplexer always is providing a stable outputof the contents of a storage cell, while the other multiplexer isswitching between the contents of a pair of its storage cells. When theeight loopered circuitry illustrated in FIG. 42 is used in themulti-tiered circuitry of FIGS. 26, 28, and 29, the interleavedoutputting and switching operations are behind another multiplexer 2615that is driven by signal CLK and its complement.

FIG. 41 illustrates the timing between the CLK signals and the two setsof four one-hot signals. Given this timing relationship, the multiplexer2615 hides the switching operations of the multiplexers 4240 and 4245 byoutputting, in each half CLK cycle, its input signal that comes from themultiplexer 4240 or 4245 that is providing the stable signal for thathalf cycle.

FIG. 43 illustrates an example of a CPL-implementation of a localsub-cycle signal generator 4300 that is used by some embodiments togenerate the two sets of four one-hot signals ST0 and ST1. This localsub-cycle signal generator is formed by four latches 4305-4320 that areconnected as a pair of series connected master-slave latches. Given thatthe output of the fourth latch 4320 is fed back in a cross-coupledmanner to the input of the first latch 4305, either latch in themaster-slave arrangement can be viewed as the master latch, while theother latch can be viewed as the slave latch.

The latches 4305-4320 are either active high latches or active lowlatches. Also, as shown in FIG. 43, the true enable inputs of latches4305 and 4315, and the complement enable inputs of latches 4310 and4320, are driven by the CLK signal. The complement enable inputs oflatches 4305 and 4315, and the true enable inputs of latches 4310 and4320, are driven by the CLK signal.

As shown in FIG. 43, the outputs of latches 4305 and 4315 are suppliedto the two-to-four one-hot decoder 4330, while the outputs of latches4310 and 4320 are supplied to the two-to-four one-hot decoder 4335. Inthe CPL implementation illustrated in FIG. 43, each two-to-four decoderreceives four input signals (representing two logical signals) andproduces eight output signals (representing four logical signals). Asthe two output signals of the two latches sequentially step through thevalues 00, 10, 11, 01, the one-hot decoder 4330 sequentially generatesthe four ST0 signals. Similarly, as the two output signals of the twolatches sequentially step through the values 00, 10, 11, 01, the one-hotdecoder 4335 sequentially generates the four ST1 signals. The signalsST0 and ST1 are offset by 90° as their inputs are offset by 90°.

B. Six “Loopered” Architecture

To implement a six loopered reconfigurable IC, some embodiments use anarchitecture that is a slightly modified version of the architecturesdescribed above for the four and eight loopered architectures.Specifically, in the six loopered architecture, these embodiments (1)store six configuration data sets for each sub-cycle configurablecircuit, (2) use modified multi-tiered multiplexer structures forsupplying configuration data sets to the configurable circuits, and (3)use a different clocking scheme to control the modified multi-tieredmultiplexer structure.

As mentioned above, some embodiments implement a four loopered design byusing four storage elements 2605, two multiplexers 2640 and 2645, andtwo 90′-offset signals ST0 and ST1, to provide a configuration bit to aconfigurable circuit. To provide a configuration bit to a configurablecircuit in a six loopered architecture, some embodiments use (1) sixstorage elements instead of four, (2) two multiplexers different thanthe multiplexers 2640 and 2645, and (3) two sets of three “one-hot”signals, ST0[0], ST0[1], ST0[2], ST1[0], ST1[1], and ST1[2], instead oftwo signals ST0 and ST1. Three one-hot signals are three signals that atmost have only one signal active (e.g., high) at any given time. FIG. 44illustrates an example of two sets of one-hot signals.

FIG. 45 illustrates an example of a CPL-implementation of six storageelements 4505 and two modified multiplexers 4540 and 4545, which aredriven by two sets of three “one-hot” signals ST0[0], ST0[1], ST0[2],ST1[0], ST1[1], and ST1[2]. In a six loopered architecture of someembodiments, these six storage elements 4505 and two modifiedmultiplexers 4540 and 4545 replace the four storage elements 2605 andtwo multiplexers 2640 and 2645, in each of the circuits illustrated inFIGS. 26, 28, and 29.

The modified multiplexers 4540 and 4545 of FIG. 45 are similar to themodified multiplexers 4240 and 4245 of FIG. 42, except that eachmultiplexer 4540 or 4545 only includes three pairs of transistors,instead of four. Given the timing diagram of the ST0 and ST1 signalsthat is illustrated in FIG. 44, the modified multiplexers 4540 and 4545operate in a time interleaved manner that provides the configurationbits stored in the storage cells. Specifically, given that the timingsignals ST0 and ST1 are offset by 90°, one multiplexer always isproviding a stable output of the contents of a storage cell, while theother multiplexer is switching between the contents of a pair of itsstorage cells. When the six loopered circuitry illustrated in FIG. 45 isused in the multi-tiered circuitry of FIGS. 26, 28, and 29, theinterleaved outputting and switching operations are behind anothermultiplexer 2615 that is driven by signal CLK and its complement.

FIG. 44 illustrates the timing between the CLK signals and the two setsof three one-hot signals. Given this timing relationship, themultiplexer 2615 hides the switching operations of the multiplexers 4540and 4545 by outputting, in each half CLK cycle, its input signal thatcomes from the multiplexer 4540 or 4545 that is providing the stablesignal for that half cycle.

FIG. 46 illustrates an example of a CPL-implementation of a localsub-cycle signal generator 4600 that is used by some embodiments togenerate the two sets of three one-hot signals ST0 and ST1. This localsub-cycle signal generator 4600 is similar to the local sub-cycle signalgenerator 4300 of FIG. 43, except that it includes an AND gate 4605 anda NAND gate 4610.

The AND and NAND gates 4605 and 4610 each receives the Q outputs of thelatches 4310 and 4320. Although not shown in FIG. 46, these output areregenerated from CPL-levels to full CMOS-levels before being supplied tothese gates. The output of the AND and NAND gates 4605 and 4610 serve asa complementary signal pair, where the output of the AND gate is thetrue signal and the output of the NAND gate is the complement signal.This complementary signal pair is fed to the D-input of the first latch4305 in an inverted manner. In particular, the AND gate 4605 output isfed to the D input of the first latch 4305, while the NAND gate 4610output is fed to the D input of the first latch 4305.

The “AND'ing” and “NAND'ing” operation of gates 4605 and 4610 causes theoutput of the latches 4305 and 4315, and the input of the decoder 4330,to only cycle through the bit pair values 11, 01, and 10. It also causesthe output of the latches 4310 and 4320, and the input of the decoder4335, to only cycle through these three sets of values. These morerestricted set of inputs to the decoders 4330 and 4335 cause thesedecoders to generate two sets of three one-hot signals, which areillustrated in FIG. 44.

C. Eight “Loopered” Architecture That Can Run In Eight or Six LooperedMode

Some embodiments provide an eight loopered architecture that can run ineither an eight loopered mode or a six loopered mode. For instance, someembodiments employ an eight loopered architecture that uses the eightstorage cells 4205 and the two multiplexers 4240 and 4245 of FIG. 42 todeliver each configuration bit to a configurable circuit. However, toprovide the ability to run either in an eight loopered mode or a sixloopered mode, these embodiments use variably configurable localsub-cycle signal generators that can generate either the four one-hotsignals necessary for the eight loopered mode, or the three one-hotsignals necessary for the six loopered mode.

FIG. 47 illustrates an example of one such variable local sub-cyclesignal generator 4700 of some embodiments of the invention. The variablelocal signal generator 4700 is similar to the local sub-cycle signalgenerator 4600 of FIG. 46, except that it also includes a configurabletwo-to-one multiplexer 4705 in the feedback paths between the outputs ofthe latches 4310 and 4320 and the input of the first latch 4305. Thistwo-to-one multiplexer 4705 allows the local sub-cycle signal generator4700 to act either as the local sub-cycle signal generator 4300 for aneight loopered operation, or as the local sub-cycle signal generator4600 for a six loopered operation.

Specifically, the select line 4715 of the multiplexer 4705 is tied tothe output of the storage cells 4710, which stores the configuration ofthe multiplexer. When the configuration value is 0, the multiplexer 4705connects the output of the fourth latch 4320 to the input of the firstlatch 4305 in a cross coupled manner. This results in the clockgenerator 4700 operating like the clock generator 4300, and producingtwo sets of four one-hot signals that allow the multiplexers 4240 and4245 to operate in an eight loopered mode (i.e., to allow thesemultiplexers to loop through all eight storage elements 4205).

On the other hand, when the configuration value is 0, the multiplexer4705 connects the output of the AND/NAND gates 4605 and 4610 to theinput of the first latch 4305. This results in the clock generator 4700operating like the clock generator 4600, and producing two sets of threeone-hot signals that allow the multiplexers 4240 and 4245 to operate ina six loopered mode. In other words, the two sets of three one-hotsignals cause the multiplexers 4240 and 4245 to loop through all six ofthe eight storage elements 4205. When these multiplexers are operatingin the six loopered mode, some embodiments set the signals that drivethe fourth pairs of transistors in these multiplexers to values thatturn off these transistors (i.e., set the ST0[3] and ST1[3] to low).

A slight modification to the local sub-cycle signal generator 4700 wouldalso allow this generator to generate sub-cycle signals ST0 and ST1 ofFIG. 27, which, in turn, would allow the multiplexers 4240 and 4245 tooperate in a four loopered mode (i.e., to allow these multiplexers toloop through four of the eight storage elements 4205). This modificationentails (1) replacing the two-to-one multiplexer 4705 with athree-to-one multiplexer that also receives the inverted output of latch4310, and (2) adding a circuit (e.g., an AND gate or a multiplexer) thatcan selectively feed a constant low signal into the latches 4315, topower down this latch and the latch 4320 during a four-looperedoperation.

FIG. 48 illustrates the configurable IC 4800 of some embodiments thattakes advantage of the variable local sub-cycle signal generator 4700.As shown in FIG. 48, the configurable IC 4800 has four sections 4805,4810, 4815, and 4820 that operate in different loopered modes anddifferent clock rates.

In some embodiments, each section of the configurable IC 4800 (1)includes eight storage elements 4205 for storing up to eightconfiguration values for each configuration bit supplied to aconfigurable circuit, and (2) two multiplexers 4240 and 4245 for readingeach set of eight storage elements. Each tile in each section alsoincludes two variably configurable local sub-cycle signal generators,like the clock generator 4700. Hence, by configuring the configurablelocal sub-cycle signal generators in each tile, each tile can beconfigured to operate in either a six loopered mode or an eight looperedmode.

As mentioned above by reference to FIG. 39, each local sub-cycle signalgenerator can base its operation on a different global clock signal.Accordingly, each tile can be configured to operate in different modesand different clock rates. For instance, FIG. 48 illustrates that (1)the tiles in section 4805 operate in an eight loopered mode thatoperates at a 2*CLK1 rate; (2) the tiles in section 4810 operate in asix loopered mode that operates at a 2*CLK1 rate; (3) the tiles insection 4815 operate in an eight loopered mode that operates at a 2*CLK2rate; and (4) the tiles in section 4810 operate in a six loopered modethat operates at a 2*CLK2 rate. In this example, CLK1 has a frequencythat is twice CLK2.

It is highly advantageous to have different sections of a reconfigurableIC operate at different reconfiguration rates through and/or throughdifferent reconfiguration sets. For instance, this ability allows theresources of the reconfigurable IC that implement a core user design tooperate at a first rate and/or a first looperness mode, while theresources of the reconfigurable IC that implement the input/outputinterface of the design to operate at a second rate and/or a secondlooperness mode.

In some embodiments, the configurable IC that can operate in differentloopered modes, has different number of storage elements forconfigurable circuits that are to operate in different loopered modes.For instance, when the configurable IC in these embodiments can operatein six and eight loopered modes, the configurable IC will have (1) afirst set of tiles that have six storage elements for storing theconfiguration values for each configuration bit of the configurablecircuits in the first set of tiles, and (2) a second set of tiles thathave eight storage elements for storing the configuration values foreach configuration bit of the configurable circuits in the second set oftiles.

VI. Alternative Two Tiered Structure for Retrieving Data

Several circuits described above utilize a two-tiered structure forretrieving data (e.g., configuration data, enable data, etc.) on asub-cycle basis. Examples of such circuits are the circuits illustratedin FIGS. 26, 28, 29, 42, and 45. These circuits employ multiple storageelements 2625 that store multiple sets of data for multiple sub-cycles.They also include two tiers of multiplexers, where two two-to-onemultiplexers (e.g., 2640 and 2645) form the first tier and onetwo-to-one multiplexer (e.g., 2615) forms the second tier. In differentcircuits, the two tiers of multiplexers might have intervening circuitsbetween them, such as pull-up transistors, AND'ing transistors or gates,or even buffer circuits. The second-tier multiplexer runs at the clockrate CLK, while the first-tier multiplexers runs at half that rate. Fromthe storage elements, these multiplexers together output data at asub-cycle rate that is twice the clock rate CLK.

Some embodiments that use this two-tiered structure, build the firsttier of multiplexers into the sensing circuitry of the storage elements2625. FIG. 49 illustrates an example of such an approach. Specifically,this figure illustrates four storage elements 2625 a-2625 d that arearranged in two columns 4950 and 4955. Each storage element stores onelogical bit of data in a complementary format. This data might beconfiguration data, enable data, or any other data that needs to beprovided to the reconfigurable IC on a sub-cycle basis.

Each of the two complementary outputs of each storage element 2625connects to a pair of stacked NMOS transistors 4920 and 4925. Onetransistor 4925 in each stacked pair of NMOS transistors is part of afirst tier multiplexer structure. Specifically, in the two-tieredcircuit structure 4900 illustrated in FIG. 49, the first tiermultiplexer structure is formed by the eight transistors 4925, whichreceive the sub-cycle signals ST0, ST1, or the complements of thesesignals.

Through the sub-cycle signals ST0, ST1, ST0 , and ST1 , the multiplexertransistors 4925 selectively connect the NMOS transistors 4920 to thecross-coupled PMOS transistors 4905 and 4910. One pair of PMOStransistors 4905 and 4910 exists in each column and form part of thesensing amplifier for the storage elements in that column.

Specifically, when the NMOS transistors 4920 associated with one storageelement 2625 connect to the PMOS transistors 4905 and 4910, they form alevel-converting sense amplifier. This amplifier then translates thesignals stored in the storage element to the bit lines 4935 or 4940. Thecircuit 4900 provides the content of the storage elements throughlevel-converting sense amplifiers, because, in some embodiments, thestorage elements are storage cells that use a reduced voltage to storetheir data in order to conserve power. One such example of a reducestorage cell is provided in United States Application entitled “Methodand Apparatus for Reduced Power Cell,” filed concurrently with thepresent application, with the attorney docket number TBUL.P0020.

The bit lines 4935 and 4940 connect to the two-to-one multiplexer 2615.As described above, this multiplexer is controlled through the clocksignal CLK and its complement. Accordingly, when the clock signals CLKand CLK, and the sub-cycle signals ST0, ST1, ST0 , and ST1 , have thetiming relationship illustrated in FIG. 27, the first tier multiplexer(formed by the transistors 4925) and the second tier multiplexer 2615operate to output data from the storage elements 2625 at a rate that istwice the rate of the clock signal CLK. This outputting is analogous tohow the circuit 2600 outputs the S1 select signal on the sub-cycle basisthat is illustrated in FIG. 27.

As mentioned above, the circuit 4900 of FIG. 49 can be used to provideany data on a sub-cycle basis, or any other reconfiguration cycle basis.By building the first multiplexer stage into the sense amplifier sectionof the storage elements, this circuit reduces signal path delay from thestorage elements. Also, it operates with storage elements that have lesspower consumption. Furthermore, it reduces power consumption by usingNMOS transistors 4920 that are not driven by full voltage levels, andsharing the PMOS transistors 4905 and 4910 that are necessary for levelconversion between two storage elements.

The two-tiered structure of the circuit 4900 of FIG. 49 can be easilyextended to six and eight loopered structures. For a six looperedstructure, all that needs to be done is to stack another pair of storageelements above elements 2625 c and 2625 d, and to drive the transistors4925 with the two sets of three one-hot signals illustrated in FIG. 44.Similarly, for an eight loopered structure, all that needs to be done isto stack two pairs of storage elements on top of elements 2625 c and2625 d, and to drive the transistors 4925 with the two sets of fourone-hot signals illustrated in FIG. 41.

One of ordinary skill will realize that other embodiments mightimplement the two tiered circuit 4900 differently. For instance, someembodiments might have one or more circuits between the multiplexer 2615and the storage element section (i.e., the section with the storageelements 2625 and their sense amplifiers).

VII. Configurable IC and System

Some embodiments described above are implemented in configurable IC'sthat can compute configurable combinational digital logic functions onsignals that are presented on the inputs of the configurable IC's. Insome embodiments, such computations are state-less computations (i.e.,do not depend on a previous state of a value). Some embodimentsdescribed above are implemented in configurable IC's that can perform acontinuous function. In these embodiments, the configurable IC canreceive a continuous function at its input, and in response, provide acontinuous output at one of its outputs.

FIG. 50 illustrates a portion of a configurable IC 5000 of someembodiments of the invention. As shown in this figure, this IC has aconfigurable circuit arrangement 5005 and I/O circuitry 5010. Theconfigurable circuit arrangement 5005 can be any of the invention'sconfigurable circuit arrangements that were described above. The I/Ocircuitry 5010 is responsible for routing data between the configurablenodes 5015 of the configurable circuit arrangement 5005 and circuitsoutside of this arrangement (i.e., circuits outside of the IC, or withinthe IC but outside of the configurable circuit arrangement 5005). Asfurther described below, such data includes data that needs to beprocessed or passed along by the configurable nodes.

The data also includes in some embodiments configuration data thatconfigure the nodes to perform particular operations. FIG. 51illustrates a more detailed example of this. Specifically, this figureillustrates a configuration data pool 5105 for the configurable IC 5000.This pool includes N configuration data sets (CDS). As shown in FIG. 51,the input/output circuitry 5010 of the configurable IC 5000 routesdifferent configuration data sets to different configurable nodes of theIC 5000. For instance, FIG. 51 illustrates configurable node 5145receiving configuration data sets 1, 3, and J through the I/O circuitry,while configurable node 5150 receives configuration data sets 3, K, andN−1 through the I/O circuitry. In some embodiments, the configurationdata sets are stored within each configurable node. Also, in someembodiments, a configurable node can store multiple configuration datasets so that it can reconfigure quickly by changing to anotherconfiguration data set. In some embodiments, some configurable nodesstore only one configuration data set, while other configurable nodesstore multiple such data sets.

A configurable IC of the invention can also include circuits other thana configurable circuit arrangement and I/O circuitry. For instance, FIG.52 illustrates a system on chip (“SoC”) implementation of a configurableIC 5200. This IC has a configurable block 5250, which includes aconfigurable circuit arrangement 5105 and I/O circuitry 5110 for thisarrangement. It also includes a processor 5215 outside of theconfigurable circuit arrangement, a memory 5220, and a bus 5210, whichconceptually represents all conductive paths between the processor 5215,memory 5220, and the configurable block 5250. As shown in FIG. 52, theIC 5200 couples to a bus 5230, which communicatively couples the IC toother circuits, such as an off-chip memory 5225. Bus 5230 conceptuallyrepresents all conductive paths between the components of the IC 5200.

This processor 5215 can read and write instructions and/or data from anon-chip memory 5220 or an offchip memory 5225. The processor 5215 canalso communicate with the configurable block 5250 through memory 5220and/or 5225 through buses 5210 and/or 5230. Similarly, the configurableblock can retrieve data from and supply data to memories 5220 and 5225through buses 5210 and 5230.

Instead of, or in conjunction with, the system on chip (“SoC”)implementation for a configurable IC, some embodiments might employ asystem in package (“SiP”) implementation for a configurable IC. FIG. 53illustrates one such SiP 5300. As shown in this figure, SiP 5300includes four IC's 5320, 5325, 5330, and 5335 that are stacked on top ofeach other on a substrate 5305. At least one of these IC's is aconfigurable IC that includes a configurable block, such as theconfigurable block 5250 of FIG. 52. Other IC's might be other circuits,such as processors, memory, etc.

As shown in FIG. 53, the IC communicatively connects to the substrate5305 (e.g., through wire bondings 5360). These wire bondings allow theIC's 5320-5335 to communicate with each other without having to gooutside of the SiP 5300. In some embodiments, the IC's 5320-5335 mightbe directly wire-bonded to each other in order to facilitatecommunication between these IC's. Instead of, or in conjunction with thewire bondings, some embodiments might use other mechanisms tocommunicatively couple the IC's 5320-5335 to each other.

As further shown in FIG. 53, the SiP includes a ball grid array (“BGA”)5310 and a set of vias 5315. The BGA 5310 is a set of solder balls thatallows the SiP 5300 to be attached to a printed circuit board (“PCB”).Each via connects a solder ball in the BGA 5310 on the bottom of thesubstrate 5305, to a conductor on the top of the substrate 5305.

The conductors on the top of the substrate 5305 are electrically coupledto the IC's 5320-5335 through the wire bondings. Accordingly, the IC's5320-5335 can send and receive signals to and from circuits outside ofthe SiP 5300 through the wire bondings, the conductors on the top of thesubstrate 5305, the set of vias 5315, and the BGA 5310. Instead of aBGA, other embodiments might employ other structures (e.g., a pin gridarray) to connect a SiP to circuits outside of the SiP. As shown in FIG.53, a housing 5380 encapsulates the substrate 5305, the BGA 5310, theset of vias 5315, the IC's 5320-5335, the wire bondings to form the SiP5300. This and other SiP structures are further described in UnitedStates patent application entitled “Programmable System In Package”,filed concurrently herewith attorney docket number TBUL.P0030.

FIG. 54 conceptually illustrates a more detailed example of a computingsystem 5400 that has an IC 5405, which includes one of the invention'sconfigurable circuit arrangements that were described above. The system5400 can be a stand-alone computing or communication device, or it canbe part of another electronic device. As shown in FIG. 54, the system5400 not only includes the IC 5405, but also includes a bus 5410, asystem memory 5415, a read-only memory 5420, a storage device 5425,input devices 5430, output devices 5435, and communication interface5440.

The bus 5410 collectively represents all system, peripheral, and chipsetinterconnects (including bus and non-bus interconnect structures) thatcommunicatively connect the numerous internal devices of the system5400. For instance, the bus 5410 communicatively connects the IC 5410with the read-only memory 5420, the system memory 5415, and thepermanent storage device 5425.

From these various memory units, the IC 5405 receives data forprocessing and configuration data for configuring the IC's configurablelogic and/or interconnect circuits. When the IC 5405 has a processor,the IC also retrieves from the various memory units instructions toexecute. The read-only-memory (ROM) 5420 stores static data andinstructions that are needed by the IC 5410 and other modules of thesystem 5400. The storage device 5425, on the other hand, isread-and-write memory device. This device is a non-volatile memory unitthat stores instruction and/or data even when the system 5400 is off.Like the storage device 5425, the system memory 5415 is a read-and-writememory device. However, unlike storage device 5425, the system memory isa volatile read-and-write memory, such as a random access memory. Thesystem memory stores some of the instructions and/or data that the ICneeds at runtime.

The bus 5410 also connects to the input and output devices 5430 and5435. The input devices enable the user to enter information into thesystem 5400. The input devices 5430 can include touch-sensitive screens,keys, buttons, keyboards, cursor-controllers, microphone, etc. Theoutput devices 5435 display the output of the system 5400.

Finally, as shown in FIG. 54, bus 5410 also couples system 5400 to otherdevices through a communication interface 5440. Examples of thecommunication interface include network adapters that connect to anetwork of computers, or wired or wireless transceivers forcommunicating with other devices. One of ordinary skill in the art wouldappreciate that any other system configuration may also be used inconjunction with the invention, and these system configurations mighthave fewer or additional components.

While the invention has been described with reference to numerousspecific details, one of ordinary skill in the art will recognize thatthe invention can be embodied in other specific forms without departingfrom the spirit of the invention. Thus, one of ordinary skill in the artwould understand that the invention is not to be limited by theforegoing illustrative details, but rather is to be defined by theappended claims.

1-25. (canceled)
 26. An integrated circuit (“IC”) comprising: a) aparticular reconfigurable circuit for reconfiguring more than onceduring operation of the IC; and b) a plurality of storage elements forstoring a plurality of configuration data sets for the particularreconfigurable circuit; wherein the particular reconfigurable circuitperforms a set of operations based on a configuration data set suppliedby a set of storage elements; wherein (i) while the particularreconfigurable circuit performs a first set of operations based on afirst configuration data set from a first set of storage elements, asecond configuration data set is retrieved from a second set of storageelements and (ii) while the particular reconfigurable circuit performsthe second set of operations based on the second configuration data set,a third configuration data set is retrieved from a third set of storageelements.
 27. The IC of claim 26 further comprising a first interconnectcircuit for retrieving the second configuration data set from the secondset of storage elements while the particular reconfigurable circuitperforms the first set of operations based on the first configurationdata set.
 28. The IC of claim 27 further comprising a secondinterconnect circuit that supplies the retrieved second configurationdata set to the particular reconfigurable circuit while the thirdconfiguration data set is retrieved for the particular reconfigurablecircuit.
 29. The IC of claim 27 further comprising a second interconnectcircuit for retrieving the third configuration data set from the thirdset of storage elements.
 30. The IC of claim 29, wherein one of thefirst and second interconnect circuits does not retrieve a configurationdata set while the other one of the first and second interconnectcircuits retrieves a configuration data set.
 31. The IC of claim 26further comprising at least one circuit intervening between the set ofstorage elements and the particular reconfigurable circuit, whereinretrieving a configuration data set comprises passing the configurationdata set from a set of storage elements through the intervening circuit.32. The IC of claim 26, wherein the particular reconfigurable circuitperforms operations based on the sets of configuration data at a firstrate and configuration data sets are retrieved from the sets of storageelements at a second rate.
 33. The IC of claim 32, wherein the firstrate is faster than the second rate.
 34. An electronic devicecomprising: an integrated circuit (IC) comprising: a) a particularreconfigurable circuit for reconfiguring more than once during operationof the IC; and b) a plurality of storage elements for storing aplurality of configuration data sets for the particular reconfigurablecircuit; wherein the particular reconfigurable circuit performs a set ofoperations based on a configuration data set supplied by a set ofstorage elements; wherein (i) while the particular reconfigurablecircuit performs a first set of operations based on a firstconfiguration data set from a first set of storage elements, a secondconfiguration data set is retrieved from a second set of storageelements and (ii) while the particular reconfigurable circuit performsthe second set of operations based on the second configuration data set,a third configuration data set is retrieved from a third set of storageelements.
 35. The electronic device of claim 34 further comprising afirst interconnect circuit for retrieving the second configuration dataset from the second set of storage elements while the particularreconfigurable circuit performs the first set of operations based on thefirst configuration data set.
 36. The electronic device of claim 35further comprising a second interconnect circuit that supplies theretrieved second configuration data set to the particular reconfigurablecircuit while the third configuration data set is retrieved for theparticular reconfigurable circuit.
 37. The electronic device of claim 35further comprising a second interconnect circuit for retrieving thethird configuration data set from the third set of storage elements. 38.The electronic device of claim 37, wherein one of the first and secondinterconnect circuits does not retrieve a configuration data set whilethe other one of the first and second interconnect circuits retrieves aconfiguration data set.
 39. An integrated circuit (“IC”) comprising: a)a particular reconfigurable circuit for reconfiguring more than onceduring operation of the IC; and b) a configuration data retrievalcircuit comprising a plurality of inputs, the configuration dataretrieval circuit for receiving a plurality of configuration data setsat the plurality of inputs and supplying a configuration data set to theparticular reconfigurable circuit, wherein the particular reconfigurablecircuit performs a set of operations based on the configuration data setsupplied by the configuration data retrieval circuit; wherein theconfiguration data retrieval circuit iteratively supplies a currentconfiguration data set received at a first input of the configurationdata retrieval circuit to the particular reconfigurable circuit whileretrieving a next configuration data set at a second input of theconfiguration data retrieval circuit to supply to the particularreconfigurable circuit in a subsequent cycle.
 40. The IC of claim 39,wherein the configuration data retrieval circuit comprises: a) a firstinterconnect circuit for supplying the current configuration data set tosupply to the particular reconfigurable circuit; b) a secondinterconnect circuit coupled to the first interconnect circuit forretrieving configuration data sets from a first set of storage elements;and c) a third interconnect circuit coupled to the first interconnectcircuit for retrieving configuration data sets from a second set ofstorage elements.
 41. The IC of claim 40, wherein the first interconnectcircuit supplies the configuration data from the configuration dataretrieval circuit to the particular reconfigurable circuit at a firstrate that is faster than a second rate used by the second and thirdinterconnect circuits for retrieving configuration data sets.
 42. The ICof claim 39, wherein the configuration data retrieval circuit supplies acurrent configuration data set during each reconfiguration cycle of auser-specified clock cycle.
 43. The IC of claim 42, wherein eachreconfiguration cycle comprises a sub-cycle of the user-specified clockcycle.
 44. The IC of claim 39, wherein the current configuration dataset is different than the next configuration data set.
 45. The IC ofclaim 39, wherein the configuration data retrieval circuit supplies thecurrent configuration data set at a faster rate than the configurationdata retrieval circuit retrieves the next configuration data set.